CXL becomes de facto memory coherent fabric leader

Sharing work on sharing memory and storage resource pools

CXL is designed to create a high-speed, low latency interconnect between the CPU and workload accelerators